I. INTRODUCTION HE MOST efficient computational system is the hu-T man brain. Biological systems ordinarily perform reasoning and logcal manipulations beyond the capabilities of our most modern sophisticated computer systems. Many researchers motivated by that efficiency try to mimic the human nervous system to solve a variety of complex engineering problems, among them: control systems, knowledge processing and signal/image (sensor) processing. A neural system consists of many highly interconnected neurons. Since in general neural networks involve a very large number of parallel arrays of basic cells (neurons), they are very appropriate for VLSI technology. Besides, there are some interesting applications where only a limited number of neurons are used, e.g., low-order optimization problems [l] , [2] , crude respirator control systems simulation [l], [3] .
A biological neuron has both excitatory and inhibitory connections. Each neuron has inputs which are the outputs of other neurons as well as external (stimuli) signals, and if the sum of the inputs is greater than a certain threshold level, a firing sequence of pulses is generated, otherwise below t h s level the neuron will not fire. The number of pulses fired out depends on the intensity and duration of the input pulse, as well as on the inherent characteristics of the neuron.
Manuscript received June 24, 1988; revised December 20, 1988 In what follows, we rewrite (1) in a form most useful for our circuit implementation, i.e., (4)
The intersections of the hysteresis function Zo(x) with resistive (load-line) G,( u ) x provide the equilibrium points, as shown in Fig. 1 . It can be observed from Fig. 1 that point A is a stable point, and point B is an unstable point. The asymmetry of the hysteresis loop is needed to guarantee only one stable point. For our circuit implementation we need a mechanism to change the slope G,(u) such that the straight line moves from point A to point A' and becomes unstable when U becomes excitatory. Hence, the circuit oscillates and fires negative pulses when the input signal U exceeds a certain threshold level; t h s package of pulses is terminated when U falls below threshold. Thus, there is a critical value G, which separates points like A and A', e.g.,
Gx( U ) < G, unstable point A'. Fig. 2 illustrates the time response of this neuron for a current pulse u ( t ) that makes G,(t) to jump between G, and G, so that G, < G, < G,. This input pulse makes the stable equilibrium point A to change to point A' which is unstable. At the initial time of change of U the output of the hysteretic element starts at I+, and, since x cannot change instantaneously, the differential equation characterizing the neuron yields
Hence, the time solution initially is given by This equation holds until x ( t ) becomes x , = Z+/G,, at which time the output of the hysteretic element changes to -I -(we assume the ideal case where no time is taken in going from I , to -I -on the hysterisis curve) and let to be this time, with x ( t , ) = I+/G,. Therefore solving for t o
Fig. 2. Characteristic time response of neuron cell
we obtain
Now the characterizing differential equation becomes
which solution is given by This situation is maintained until x(t) becomes -x-, and I o ( x ) then changes back to + I + to return to point A and, hence to complete the cycle that will generate a neural-type pulse output. Thus
Solving for t , yields
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If T is the duration of the input pulse U and np is the number of pulses generated by the neuron, the next inequalities hold:
to + ( n p -l ) ( t , + t , ) < T < t o + n,(t, + t , ) . (15) Hence, if one were to hold G, constant at G,<Gc then the number of pulses that would occur while G, remains constant is n,, = Int (:;;:)+1 -
where Int(.) produces the integer part of the function ( ( T -t o ) / ( t , + t2)).
A PROPOSED NEURAL PULSE SIMULATOR
A block diagram of the proposed neural-type circuit which implements (3a) and (3b) is shown in Fig. 3 . In our circuit, the outputs of the hysteretic element I o ( x ) and of the externally controllable linear amplifier G,(u) are currents, while their inputs are voltages. Accordingly, the integrator is built with a simple capacitor and the current summer element simply implements KCL and, hence needs no additional circuitry.
In order to implement the transconductance hysteretic element to yield Zo(x), we used a differential input transconductance comparator with multiple outputs all taking values as shown in Fig. 4 . An antimetric transconductance-hysteretic element can be implemented as shown in Fig. 5 where R =l/Gc, and G, is as defined before. Furthermore, i I - Ibis is the controlling current of the OTA. These observations are summarized in Fig. 6 . The other element needed to build up the block diagram of Fig. 3 is an externally current controlled linear transconductance amplifier. A conventional OTA is employed [SI, [9] . The transconductance gain G, is controlled by the bias current U . This is shown in Fig. 7 . Now we can put together the basic elements to form the programmable neural oscillator cell as shown in Fig. 8 . The equation describing the behavior of the circuit of Fig. 8 is given by (3) for which x is chosen as the capacitor voltage, ZJx) has Z + = Z -= Ibis, and G , = h u with U the bias current in the bottom OTA in Fig. 8, and h [9] is a proportional constant which depends upon temperature, device geometry, and the process.
Neurons are interconnected through synapses. A synapse can be considered as a weighted relation between the output of a neuron and the input received by another one. This relation can be inhibitory or excitatory. In the proposed neuron circuit, the negative current pulses can be arbitrarily considered to be excitatory signals, while other positive current pulses could be considered the inhibitory signals. This excitatory and inhibitory property of the neuron circuit can be implemented as an integrated circuit version by means of complementary current mirrors for taking output of one neuron to feed other neurons.
IV. EXPERIMENTAL RESULTS
The circuit of Fig. 8 was built as a test protoboard. The commercial transconductance devices used were the VA703 OTA's. For the linearized OTA implementing G,( U), the linearizing diodes [8] provided within the chip were used as well as an additional resistive attenuator to increase the input voltage swing. The input linear range obtained was about + 3 V for a k5-V power supply.
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For the transconductance comparator with multiple outputs, three OTA's (VA703) were used. These three OTA's had their inputs and bias connected together so that they would work like an OTA with three equal outputs. The input impedances of both transconductance devices (the comparator and the linearized one, G,) are not very high, so a voltage buffer had to be added. The values (arbitrarily chosen) of the passive elements were R =1.8 k!d and C = 33 nF.
The measured hysteresis loop of Io,' versus x is depicted in Fig. 9 . The bias current of the comparator was adjusted to Ibis = 0.8 mA, and the voltage E, = 0.5 V.
The upper trace of Fig. 10(a) shows the output current of the neuron (Io2 = I,,, = I h ) of Fig. 8 when the input U is a square wave (shown in the lower trace) of 4.4 mA. This square wave makes the transconductance of G,( U ) to jump from G , = 7.7 X mho, (unstable point) being the width of the pulse (excitation time) T = 900 ps. The critical point of G,( U ) is given by G, = 1/R = 5.6 x mho.
If T, C , G,, G,, G,, I+, and E, are known, we can calculate the values of to, t,, t,, (via (7), (11) and (14)) as well as the number of pulses n p fired during the excitation time T (eq. (16) It can be seen from the upper trace of Fig. 10(b) , where the voltage across capacitor C is shown for the same input signal U as in Fig. lO(a) The difference between measured and calculated values is less than 10 percent, which can be due to component tolerances and parasitic elements. 
v. CONCLUSIONS AND FUTURE WORK
An analog synthetic neuron architecture with voltage (or current) programmable properties has been presented. In fact, referring to Fig. 8 , the proposed architecture has two degrees of freedom (Ibia and U ) to modify the neuron output; they are functions of the two OTA's which can be voltage (or current) dependent. This current dependence modifies H ( I + ) and G, in (1). If needed, the weight of the interconnections between neurons (synapses) could be determined by means of current mirrors. The addition of current signals from other output neurons or external stimulus at each neuron circuit is accomplished through the controlling terminal of the OTA's (i.e., see signal U).
Contrary to some other analog neural circuits where it is difficult to change their parameters [6], this neuron architecture has additional flexibility to modify its parameters according to a certain predetermined algorithm. We are currently working on the MOS integrated version of the proposed neuron architecture taking into account area [7] , flexibility, and power consumption.
